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Abstract—This paper presents a new digital compensation 
scheme for MASH (cascaded) sigma-delta modulators (ȈǻMs) 
with 1-bit quantizer. The compensation scheme is designed based 
on the well-known internal model principle and H-infinity 
control theory. For numerical illustration, we concentrate on a 
MASH 2-1 ȈǻM architecture for low and middle frequencies 
applications. Comparisons between the proposed ȈǻM and the 
conventional one are made, which reveal that the proposed ȈǻM
outperforms the conventional one in several aspects - signal-to-
noise ratio (SNR), dynamic range (DR), output swing. 
Keywords—cascaded sigma-delta modulator, digital filter,   
H-infinity, dynamic range, signal-to-noise ratio. 
I. INTRODUCTION
Ȉǻ analog to digital converters (ADCs) have demonstrated 
to be an attractive solution for the implementation of analog-
digital interfaces in systems consisting of analog and digital 
components. Compared to Nyquist-rate ADCs, Ȉǻ
architectures present a better performance in terms of 
resolution, speed and power consumption with more robustness 
against the imprecision in circuit and inherent noises [1,2,3]. 
There are two architectures which are frequently used for 
ȈǻMs: single-stage and multi-stage (or cascade or MASH) 
structures [4]. 
MASH ȈǻMs have gained popularity in the design of high 
performance ADCs. This is because the cascaded topology in a 
modulator can prevent the stability problem by pipelining 
several lower order single-loop modulators. Therefore, there 
has been incentive to develop high-order MASH ȈǻMs in 
order to increase noise-shaping ability. However, the well-
known drawbacks of cascaded architecture are component 
imperfections and input range reduction which cause the 
performance degradation. In the case of component 
imperfections, the modulators are naturally subject to analog 
mismatch in capacitor values and finite amplifier gain. As for 
the input range reduction, 1-bit quantizers are usually used in 
the cascaded modulator, i.e. the previous stage quantization 
error is the next stage input, which exceeds 3.5 times the input 
range. Therefore, the first stage input has to be reduced and 
such a reduction significantly increases the effect of the 
electronic device noise at the input node [4].  
Recently, there are some research works presenting 
different digital techniques for correcting errors in MASH 
ȈǻMs, such as adaptive filter approach [5,6], robust control 
approach [7,8], and the other techniques [9,10,11].  
In this paper, based on the previous work of the authors 
[12], we focus on the design of a MASH 2-1 SDM with 1-bit 
quantizer. We propose to design a digital filter based on robust 
control theory to compensate the performance degradation due 
to the analog imperfection and the input range reduction, 
meanwhile, to improve the signal-to-noise ratio. The remainder 
of this paper is organized as follows. In Section II, a brief 
review for MASH 2-1 ȈǻMs and H-infinity control technique 
which will be used is provided. The design objectives of this 
paper are formally stated. In Section III we have proposed a 
new compensation scheme for the ȈǻM with analog 
imperfections. The main characteristic of the new architecture 
is that a digital filter containing an internal model is placed in a 
negative feedback path. The control strategies are explained. 
Finally, the digital filter design problem is cast in H-infinity 
control formulation and solved. The simulation results are 
presented in Section IV where a standard test signal for ȈǻMs, 
e.g. an in-band sinusoidal input, is used. Conclusions are 
provided in Section V.    
II. PRELIMINARIES AND PROBLEM STATEMENT
In this section, a brief introduction of the MASH 2-1 sigma-
delta modulators and the H-infinity control theory are 
presented. Next, the robust digital filter design problem we 
consider is formally stated. 
A. MASH 2-1 Sigma-Delta Modulators 
A conventional MASH 2-1 Ȉǻ modulator is depicted in 
Fig. 1, where ( )jH z  (j=1,2,3) represent integrators; R denotes 
the input signal; Ei (i=1,2) represents the quantization errors; Y
is the output signal; a1, a2, b1, b2, and b3 are path coefficients. 
The signal transfer function (STF) and the noise transfer 
function (NTF) of the MASH 2-1 modulator are defined as the 
transfer functions from the signals R, E1, and E2 to the output 
signal Y, respectively. Specifically,    
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In order to eliminate the effects on the output Y due to the 
quantization error E1, Q1 and Q2  are chosen as   
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Let ( )RS ω  and 2 ( )ES ω  stand for the power spectral density 
(PSD) of input signal R and quantization error E2, respectively, 
then the spectrum of the modulator output can be expressed by 
ʳʳʳʳʳʳ
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It follows that the powers of Y due to R and E2 are given 
respectively by 
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where fb represents the baseband frequency, ǻ is the 
quantization step, N is the order of the quantizer used, L is the 
order of the modulator and OSR is the oversampling rate. Then 
the SNR of the Ȉǻ modulator is given by 
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Accordingly, the ideal SNR value of a MASH 2-1 modulator 
with N=1, L=2, OSR=256 is about 154.98 dB. But (6) is 
derived assuming perfect analog components. However, analog 
imperfections are inevitable. Two common sources of analog 
imperfections of a ȈǻM are finite amplifier gain and mismatch 
in capacitor values, which are manifested as uncertainties in the 
gains and poles of the integrators ( )jH z , j=1,2,3 [4,7]. The 
non-ideality of the integrators certainly would alter the transfer 
functions YRT  and 2YET , consequently affecting the SNR 
performance (see (4)-(6)), which makes it difficult to establish 
a simple relationship between the factors. Worst of all, it 
degrades the performance.  
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Figure 1. Conventional MASH 2-1 modulator 
B. A brief Review of the H-infinity Control Theory 
H-infinity Control Theory [13] is a popular robust control 
technique which has been proven useful in many engineering 
applications. The H
∞
 norm of a discrete-time proper stable 
transfer function is defined by the 
formula
[ 0,2 ]
( ) : max ( )jT z T e θ
θ π∞ ∈
= . A popular controller 
synthesis paradigm is depicted in Fig. 2. The symbol P denotes 
the discrete-time generalized plant including the nominal plant, 
weighting functions, etc, described by 
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where Pnx R∈ , wmw R∈ , umu R∈ , zmz R∈ , and ymy R∈ . w
represents the exogenous inputs such as disturbances, reference 
commands, and the auxiliary signals from the uncertainties; z
denotes the observed signal; the vector of measurements and 
control inputs are denoted by y  and u  , respectively. The 
symbol K  denotes a dynamic controller of the form 
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Knx R∈ , to be designed.  
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Figure 2. P-K framework 
The so called optimal H
∞
 control problem is to determine a 
stabilizing controller so that the H
∞
 norm of the closed-loop 
transfer function z wT is minimized. A variety of engineering 
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problems, such as robust stability margin optimization, noise 
attenuation, etc, can be cast into this formulation. Specifically, 
when there is a parametric perturbation ǻ connecting z  and 
w , and there exists a stabilizing controller K such that 
z wT γ
∞
< , this implies that the robust stability margin is at 
least 1/ γ , i.e., the perturbed system remains stable when the 
size of the perturbation is no greater than 1/ γ . For the problem 
of noise attenuation with bounded peak noise w , for example 
the quantization error, minimization of the H
∞
norm of the 
transfer function z wT  leads to reduction of the power of z  due 
to the noise. 
C. Goal 
The goal of this paper is to design a robust digital filter to 
achieve high SNR and reasonable output swing against the 
inevitable and uncertain analog imperfections. In the following, 
we formulate it as a robust tracking control problem with the 
following control objectives: 
a) Robust Stability: the closed-loop stability of the 
compensated Ȉǻ modulator should be guaranteed for a 
range of parameter variations. 
b) Signal tracking: the compensated Ȉǻ modulator output 
should be able to track the test sinusoidal input. 
c) Noise attenuation: the effects of the quantization errors 
should be attenuated. 
d) Output swing suppression: The output of the critical 
integrator (the first one) should be suppressed such that 
its peak value is below the prescribed integrator 
saturation level so as to prevent signal clipping. 
Intuitively, accomplishment of the objectives (b), (c) and (d) is 
supposed to be able to improve the SNR performance, which 
will be explained in the sequel. 
III. ROBUST DIGITAL FILTER DESIGN
In this section, for illustration, a robust digital filter design 
is presented for a MASH 2-1 Ȉǻ modulator. First, uncertainty 
models for the modulator with analog imperfections such as 
finite gain of the amplifiers and capacitor ratio mismatch are 
introduced. Second, the key feature of the proposed Ȉǻ
modulator architecture used to obtain high resolution is 
explained. 
The proposed digital compensated system configuration is 
depicted in Fig. 3, where Hi, i=1,2,3 are the non-ideal (discrete-
time) integrators due to the analog imperfections, and F  is a 
robust digital filter to be determined. In the following, the non-
ideal integrators are modeled as 
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where [0,1)
iz
δ ∈  and [0,1)
ip
δ ∈  are deviations in the values 
of ȕi and Įi [7]. Note that 1/ Vip Aδ =  where Av denotes the 
finite amplifier gain [4]. Therefore, 
ip
δ  equals zero for the 
ideal case where Av is infinite, and is usually a small positive 
number (less than one) for the cases where the amplifier gain is 
finite.      
We propose to design a digital filter that achieves the 
design objectives described in Section II.C. Note that R and Y
represent the modulator input and output, respectively. For the 
purpose of SNR performance enhancement, the idea is to make 
the output Y to be highly dominated by the input R with respect 
to the quantization noises E1 and E2. This can roughly be 
approximated by requiring the error signal e as small as 
possible. To this end, the proposed design is comprised of two 
actions. The first is the input signal tracking. An internal model      
1
1 2(1 )IM
T zs
z
K
−
−
=
−
which consists of two integrators is included in the robust filter 
F. Here TS indicates the sampling time. With this, should the 
closed-loop stability is guaranteed, the steady-state error e()
due to step or ramp type input R would be completely 
eliminated. Further reduction of the effect of the input on e is 
possible, which can be done by minimizing the H
∞
ʳnorm of 
the transfer function from R to e. Next is noise attenuation. The 
quantization errors that arise from the operation of the 
quantizers are modeled as additive bounded-peak noises E1, E2
[4, pp. 4].   Minimization of the H
∞
 norm of the transfer 
function from E1 and E2 to e could make e small. In total, 
making the error e small implies that the output Y keeps 
tracking the scaled input a2R; hence the output is dominated by 
the input signal, which in turn implies good SNR.  
To reduce the output swing of the first integrator due to the 
quantization errors, the idea is to minimize its contribution to 
the signal u1 in the power sense; hence the power propagating 
through the first integrator is reduced. This can be done by 
designing a filter to minimize the H
∞
ʳnorm of the transfer 
function from E1 and E2 to u1. Similarly, the H
∞
ʳnorm of the 
transfer function 
1u R
T is also to be minimized. For better loop 
characteristics, the weighing function W is introduced; see e.g., 
[13] for the details of the loop-shaping technique. On the other 
hand, let the auxiliary signals wǻ, zǻ be related by the equation
wǻ=ǻ zǻ where 
ǻ=diag(įp1, įp2, įp3, įz1, įz2, įz3).
Minimizing the H
∞
ʳnorm of the transfer function z wT Δ Δ would 
increase the robust stability margin of the modulator. 
In the following we invoke the H
∞
 control theory to 
accomplish the control strategies discussed earlier. To this end, 
the proposed compensated Ȉǻ modulator architectureʳ (see Fig. 
3) is converted to the general framework in Fig. 2, where x=[x1
x2  x3  xIM
1Q
x
2Q
x xW]T (represents a collection of the states of 
H1, H2, H3, KIM, Q1, Q2, and W), z=[
TzΔ  e 1u ]T , w=[
TwΔ  R E1
E2]T, u Y= , y=yIM, K=K1.
2008 IEEE International Conference on Systems, Man and Cybernetics (SMC 2008) 3191
Accordingly, the robust digital filter design problem is 
formulated as the following H control problem: 
1
min zw
K
T
∞
ʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳʳ(8) 
By the small gain theorem, if K1 is determined such that the 
closed-loop system is stable and its H-infinity norm is less than
ӫ, then it is guaranteed that the closed-loop system is stable 
against the uncertainties ǻ with sizes no greater than 1/ӫ. The 
problem can be efficiently solved by the MATLAB command 
dhinflmi [14]. The resulting filter is given by 1 IMF K K= .
IV. SIMULATIONS
The proposed MASH 2-1 architecture has been simulated in 
MATLAB/SIMULINK environment [14,15]. The modulator is 
designed in accordance with the proposed scheme in Section 
III. From a practical aspect, the modulator of this experiment is 
aimed at applying to an audio system. The simulation 
parameters used are summarized in Table 1. Q1 and Q2 are 
calculated by (3). Moreover, the weighting function W is 
chosen to be (80z-1)/(1+0.775z-1).
By using the Matlab function “dhinflmi” to solve problem 
(8), it yields the digital filter 1 IMF K K=   where 
1
17
1 2 3 4
1 2 3 4
5 6 7 8 9
5 6 7 8 9
7 0.0682 0.3697 0.9432 1.480510
1 3.0559 3.8943 2.6470 1.0226
1.5464 1.0818 04858 0.1256 0.0141
0.2407 0.0595 0.0431 0.0147 4.2821 10
z z z z
K
z z z z
z z z z z
z z z z z−
− − − −
− − − −
− − − − −
− − − − −
− + −
=
− + − +
+ − + − +
− + − + + ×
×
"
"
and the closed-loop poles are (-0.0003, 5.9119×10-10, 0.021456, 
0.95589 ± 0.053916i, 0.83713, 0.38486 ± 0.13382i, 0.53705, 
0.48952 ± 0.018995i, 0.50001, 0.75 ± 0.43301i, 
0.75 ± 0.43301i, 0.5) which are all within the stability region, 
i.e., the open unit disk. The H
∞
norm of zwT  reads 361.6409 
which in turn guarantees a conservative lower bound of the 
robust stability margin as 0.0028; that is, the compensated 
modulator remains stable at least for the range of deviationsʳ
[0, 0.0028)
iz
δ ∈  and [0, 0.0028)piδ ∈ in the values of iβ  and 
iα of the integrators (see (7)), corresponding to insufficient op 
amplifier gain and capacitor ratio mismatch [16]. In the 
following, the imperfections associated with the integrator 
gains and the poles are assumed to be 0.001pi izδ δ= = .
TABLE 1: Simulation parameters  
Parameter  Value 
Signal bandwidth 25 kHz 
over-sampling frequency  
(FS =1/ TS)
12.8MHz 
over-sampling ratio 256 
Input signal frequency 6.25kHz 
Input signal amplitude range  -140 dB to 60 dB 
Samples number  65536 
Swing limit +1/-1 
Path coefficients a1=0.5; a2=0.5; 
b1=0.5; b2=0.5; b3=0.5; 
e
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Figure 3. Proposed MASH 2-1 modulator 
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Fig. 4 shows SNR performance vs. input amplitude for the 
proposed Ȉǻ modulator and the conventional one. It is known 
that the maximum input signal level that the modulator can 
handle and the minimum detectable input signal is the so-called 
“dynamic range”. As can be seen the proposed robust Ȉǻ
modulator not only has a much better peak SNR performance, 
but also its DR is significantly increased by the proposed 
digital compensation technique. More precisely, the peak SNR 
performance obtained by the proposed Ȉǻ modulator occurs in 
148.9 dB (an effective resolution of 24 bits calculated by (6)) 
while the input level is 39.5 dB. Compared with the 
conventional Ȉǻ modulator, the improvement is 65.81 %, from 
89.8 dB to 148.9 dB. As for the SNR performance, it is noted 
that the proposed robust Ȉǻ modulator performs slightly better 
than the conventional one when the input amplitude is less than 
-19.9dB. As the input level increases further, while the SNR 
value of the proposed Ȉǻ modulator keeps growing, that of the 
conventional Ȉǻ modulator falls down dramatically. This 
observation motivates us to take the advantages of the 
interesting property of the proposed modulator to further 
improve its SNR performance. The idea comes up to redesign 
the H-infinity-control-based modulator by increasing the value 
of the path coefficient a1 by a factor σ . Equivalently, this leads 
to a shift of the SNR curve of the proposed modulator in Fig. 4 
to the left by an amount of 20 log σ dB. For a full coverage of 
the operating range for the input (Here it is defined as the range 
less than 1 volt, i.e., 0 dB), it is, however, not appropriate to 
apply the same skill to the conventional Ȉǻ modulator. The 
result of the redesign with σ = 100  is shown in Fig. 5, 
compared with the conventional modulator. Obviously, the 
SNR performance of the proposed modulator has been greatly 
improved. At the same time, it is interesting to note that the DR 
remains unchanged because the nature of the curve shifting.  
Table 2 shows the output of the integrators for both of the 
modulators with 1 volt, i.e. 0dB, input. It is shown that the 
output swings of the proposed modulator are correspondingly 
lower than those of the conventional one. In fact, signal 
clipping occurs at the first integrator of the conventional 
modulator, and causes saturation (the saturation level is +1/-1), 
which in turn degrades the SNR performance as shown in Fig.4.  
In Fig. 6, one can see clearly that the harmonics resulting 
from signal clipping appear on the output spectrums of the 
modulators. Finally, the simulation results of SNR versus input 
amplitude are reproduced in Fig. 7 for the various kinds of 
imperfections associated with integrator gains and poles. It is 
shown that the proposed modulator indeed exhibits high SNR 
performance at large inputs. In addition, it is also validated by 
simulation that the tracking error e due to step or ramp type 
input R is small, which confirms the efficacy of the proposed 
design.  
TABLE 2: output swing of the integrators 
Integrator  architecture Output swing 
Integrator H1
conventional  0.9990~-0.9990 
proposed  0.8831~-0.8923 
Integrator H2
conventional  0.9630~-0.9627 
proposed 0.7052~-0.7067 
Integrator H3
conventional  0.9990~-0.9990 
proposed 0.9990~-0.9990 
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Figure 7. Parameters imperfections 
ip
δ ,
iz
δ  deviate from 0.0001 to 
0.002. Diamonds –conventional filter results; Squares –robust filter 
results. 
V. CONCLUSIONS
A new digital compensation scheme for MASH sigma-delta 
modulator with analog imperfections has been presented. 
Specifically, The SNR performance enhancement problem and 
the output swing suppression problem were formulated, from 
the viewpoint of control, as a robust tracking control problem. 
Internal model principle and H-infinity control theory were 
invoked to design the robust digital filter for a MASH sigma-
delta modulator with 2-1 structure. Numerical experiments 
show that the proposed modulator exhibits superior capability 
for handling large inputs, which in turn leads to a much wilder 
dynamic range than the conventional one, though the SNR 
performance for the both are about the same for the input less 
than -20dB. Accordingly, a simple redesign, benefited from the 
wide dynamic range, was presented, which greatly improved 
the SNR performance. An effective resolution of 24 bits is 
obtained for the proposed modulator. Output swing suppression 
was validated by the numerical results. The limitations of the 
proposed design for higher frequencies applications and 
hardware implementation are under investigation. Extension of 
the proposed approach to the other architecture for low and 
middle frequencies applications is straightforward.   
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